



### **ASCOT5** porting to GPU

<u>Gilles Fourestey</u>, Mathieu Peybernes, EPFL EUROfusion ACH Simppa Äkäslompolo, Jari Varje (Aalto University)



# EPFL ASCOT5

- Aalto University
- ASCOT5 is a test **particle orbit-following** code for toroidal magnetically confined fusion devices
- The code uses the Monte Carlo method to solve the distribution of particles by following their trajectories.
  - The evolution of the distribution function for a test particle species *a* is described by the Fokker-Planck equation  $\frac{\partial f_a}{\partial t} + \mathbf{v} \cdot \nabla f_a + \frac{q_a}{m_a} (\mathbf{E} + \mathbf{v} \times \mathbf{B}) \cdot \nabla_{\mathbf{v}} f_a = \sum_{\mathbf{b}} -\nabla_{\mathbf{v}} \cdot [\mathbf{a}_{ab} f_a - \nabla_{\mathbf{v}} \cdot (\mathbf{D}_{ab} f_a)]$

and **approximated by the Langevin equation** for a large number of markers that represent the distributed function:  $d\mathbf{z} = [\dot{\mathbf{z}} + \mathbf{a}(\mathbf{z}, t)] dt + \boldsymbol{\sigma}(\mathbf{z}, t) \cdot d\boldsymbol{\mathcal{W}}$ 

- The particles undergo collisions with a static Maxwellian background plasma
- The detailed magnetic fields and the first wall can be fully three-dimensional



# **EPFL ASCOT5 CPU version**

Aalto University

- The time evolutions of each particle are **independent** from each other
- One + two levels of parallelism:
  - MPI: Particles distributed among tasks, fields replicated
  - OpenMP: queue based approach
  - highly vectorized using the **SIMD**, originally developed for KNL manycore systems as target
- Very good performance on CPU



### **EPFL** Moving to GPUs first attempt: OMP-Offload hardware mapping





### **OpenMP 4.5 Execution Model**

#### HOST to TARGET OFFLOADING



#pragma omp teams
#pragma omp distribute
#pragma omp parallel for
#pragma omp simd

Master thread of each team will execute the team region split the iteration space among all the league of thread teams r split the iteration space between all the threads within a team split an iteration space into SIMD lanes

### **EPFL** Moving to GPUs: OpenMP-Offload hardware mapping



- MPI+GPU levels of parallelism:
  - Message Passing: particles distributed among MPI tasks, fields replicated: One GPU per MPI process
  - GPU OpenMP-offload based 2 levels of parallelism map to:
    - Marker queues distributed over OpenMP teams
    - Each marker is distributed over OpenMP team threads



### **EPFL ASCOT5 - GPU version**

- MPI+GPU levels of parallelism:
  - Message Passing: particles distributed among MPI tasks, fields replicated:
     One GPU per MPI process
  - GPU OpenMP-offload based 2 levels of parallelism map to:
    - Marker queues distributed over OpenMP teams
    - Each marker is distributed over OpenMP team threads



## **EPFL ASCOT5 Benchmarks - Mapping**



May2022 Benchmark, comparison with different compilers/platforms

- gcc11 on x86 + v100 (Phoenix@EPFL)
- XL compilers + v100 (m100@Cineca)
- intel compilers on skylake and icelake (Jed@EPFL, ASCOT5 cpu-only)
- gcc11 with OpenACC on x86 + v100 (Phoenix@EPFL)

ASCOT5	TTS[s]	may2022_2dwall_go_analyticB				
	markers:	10000	100000			
				Platform	Compiler	
m100@CINECA	OMP Offload	46	473	Power9 + v100	XL compilers	
Phoenix@EPFL	OMP Offload	232	2143	6138 gold + v100	gcc 11	
Helvetios@EPFL	OMP (cpu-only)	87	860	2x Gold 6140	intel compilers	
Jed@EPFL	OMP (cpu-only)	31	318	2x Platinum 8360Y	intel compilers	

- OMP Offload with GCC is very slow on x86
- OMP Offload is barely on-par with CPU-only code on P9

### **EPFL** ASCOT5 Benchmarks



Reason? Probably multi-factor.

**Reason #1**: It seems gcc cannot take advantage of the last level of parallelism although it spawns a threadblock to do so (that's the standard).

From nsight:

gcc: CUDA kernel launched: dim={#teams,1,1}, blocks=**{#threads, 32, 1**} xl : CUDA kernel launched: dim={#teams,1,1}, blocks=**{#threads\*32, 1, 1**}

#### **Consequence: performance is divided by 32**

#### number of teams = 160

GCC 11	L1 = omp distribu	ute, No L2	
particles	10^3	10^4	10^5
NSIMD = 1	107	565	4314
NSIMD = 2	110	558	4726
NSIMD = 4	113	620	4651
NSIMD = 8	108	608	4576
NSIMD = 16	181	617	4653
NSIMD = 32	307	616	4965
NSIMD = 64	534	610	4902

**<u>Reason #2</u>**: the CPU approach generates one huge kernel to big for GPUs: looking at the nvptx code, it seems each kernel uses ~1500 registers per thread:

- Reduced number of total threads, therefore reduced number of in-flight warps
- Register spilling to local/main memory

#### Consequence: Nsight gives 3% occupancy

## **EPFL ASCOT5-GPU with OpenACC/OpenMP offload interop**



#### Solution #1: moving to OpenACC

- OpenACC is more mature than OpenMP offload
- gcc supports it along OpenMP offload (-fopenacc or -fopenmp)
- OpenACC and OpenMP offload are very similar

```
OMP_L1
for(int iprt = 0; iprt < NbParticules ; iprt += NSIMD) {
    ....some work...
    particle_simd_fo p; //new set of NSIMD particles
    OMP_L2
    for(int i=0; i< NSIMD; i++) {
        p.running[i] = 0;
        ....some work...
OMP_L2
for(int i=0; i< NSIMD; i++) {
        ....some work...</pre>
```

#pragma once #define STRINGIFY(X) #X #define MY\_PRAGMA(X)\_Pragma(STRINGIFY(X)) #if !defined(\_OPENMP) && !defined(\_OPENACC) #warning "No Openmp or OpenACC" #define OMP\_L1 #define OMP\_L2 #define DECLARE\_TARGET #define DECLARE\_TARGET\_END #endif #ifdef \_OPENMP #warning "OpenMP" #define OMP\_L1MY\_PRAGMA(omp distribute parallel for) #define OMP\_L2 MY\_PRAGMA(omp simd) #define DECLARE\_TARGET MY\_PRAGMA(omp declare target) #define DECLARE\_TARGET\_END MY\_PRAGMA(omp end declare target #endif #ifdef \_OPENACC #warning "OpenACC" #define OMP\_L1MY\_PRAGMA(acc loop gang worker) #define OMP\_L2 MY\_PRAGMA(acc vector) #define DECLARE\_TARGET MY\_PRAGMA(acc routine vector) #define DECLARE\_TARGET\_END MY\_PRAGMA(warning "ACC") #endif

## **EPFL ASCOT5 Benchmarks w/ OpenACC**



May2022 Benchmark, comparison with different compilers/platforms

- gcc11 on x86 + v100 (Phoenix@EPFL)
- XL compilers + v100 (m100@Cineca)
- intel compilers on skylake and icelake (Jed@EPFL, ASCOT5 cpu-only)
- gcc11 with OpenACC on x86 + v100 (Phoenix@EPFL)

ASCOT5	TTS[s]	may2022_2dwall_go_a	analyticB		
	markers:	10000	100000		
				Platform	Compiler
m100@CINECA	OMP Offload	46	473	Power9 + v100	XL compilers
Phoenix@EPFL	OMP Offload	232	2143	6138 gold + v100	gcc 11
Phoenix@EPFL	OpenACC	48	261	6138 gold + v100	gcc 11
Helvetios@EPFL	OMP (cpu-only)	87	860	2x Gold 6140	intel compilers
Jed@EPFL	OMP (cpu-only)	31	318	2x Platinum 8360Y	intel compilers

OpenACC gives CPU-like performance

# **EPFL** New algorithmic approach



Solution #2: Implement a new version by splitting the initial whole kernel

Current situation:



This leads to a huge kernel that works well for CPUs , but unfit for GPUs:

- Not enough registers
- Thread divergence
- Un-coalesced memory accesses

### Solution: algorithmic modification with event-based approach

(https://www.openmp.org/wp-content/uploads/OpenMP\_Telecon\_Talk\_final.pdf)

# **EPFL New Event-based approach**



- Implement a new version by splitting the initial kernel:
  - Parallelize over events instead of execute all particles
  - Could lead to hybrid CPU/GPU execution



## **EPFL Benchmarks**



#### Sept2023" Benchmark:

- Jed: 2x Platinum 8360Y, intel/2021.6.0, -Ofast -qopt-zmm-usage=high -march=native
- Leonardo: A100, nvhpc/23.1, -03 -acc -Minfo=accel -gpu=managed
- Time-to-Solution, lower is better





10M markers benchmark

## **EPFL** Next steps and Conclusions



#### Next steps:

- Implement packing and sorting of particles on GPUs
- Insert event-based approach in all the code
- Investigate the possibility to unify CPU and GPU version
- Share work between CPU and GPU? New hardware (Grace/Hopper) might facilitate this

#### Conclusions:

- ASCOT5.5 is working with OpenMP-offload and OpenACC (for simulate\_fo\_fixed as a POC)
- OpenMP-offload version is extremely slow with gcc, reasonably fast with XL compilers
- OpenACC version fast and we only exploited one level of parallelism
- Will be interesting to test on newer GPU hardware (ongoing test on H100 and PVC)

#### On a more general note

- OpenMP offload/OpenACC (i.e. directive based) is probably the way to go as opposed to CUDA/Hip because of the high level of optimization of ASCOT5, but ...
- ... (performance) portability is a function of hardware, compiler version and language,
- and algorithmic modifications are necessary to get to next level of performance, but doesn't that contradict portability?