



ACH@BSC-CIEMAT: High-Performance Computing

M.J. Mantsinen^{1,2}, F. Cipolletta¹, M. Garcia-Gasulla¹, L. Julio¹, A. Maidana¹, X. Sáez¹, A. Soba¹, D. Vicente¹, J. V. Ylla¹

¹ Barcelona Supercomputing Center (BSC-CNS), Barcelona, Spain

² ICREA, Barcelona, Spain




EUROfusion Advanced Computing Hubs

EUROfusion coordinates theory and advanced simulation through two complementary elements:


- **Theory, Simulation, Validation and Verification tasks (TSVV)**, which perform fundamental research and channel scientific insight
- **Advanced Computing Hubs (ACHs)** which provide advanced simulation expertise to TSVVs

ACH Main Activities

- Performance analysis & optimization of fusion modelling codes
- Refactoring, parallelization & GPU porting for heterogeneous systems
- Software engineering support (Git/GitLab, CI/CD, testing, verification)
- Continuous performance monitoring on reference HPC systems
- User support & technical coordination




ACH Network Map



ACH@BSC-CIEMAT

Provides expert support to users regarding HPC: *scalable algorithms, code parallelization, performance optimization, code refactoring, GPU-enabling, ...*



BePPP Best Practices for Performance and Programmability	Programmability, portability, deep performance analysis tools
Operations	Optimization and scalability study, parallelization assistant
Fusion	GPU porting, parallelization of codes (use of HPC libraries), development of parallel algorithms, performance and scalability analysis

10% Mathematicians
20% Physicists
70% Computer scientists

- Presented works in 7 workshops
- Presented a webinar for the code developers (JOREK)

Published 6 papers

62 meetings with developers

Participated in 6 hackathons (3 BIT1, 2 XTOR-K, 1 ERO2)

- Chair of the Ticket Committee (TC)
- Member of the Operations Committee (OC)

Tasks done and on going



2025

10 code requests
8 TSVV + TE + TRED


2026

11 code requests
3 new requests for our ACH
1 request from another ACH
6 TSVV + PWIE + TE + TRED

2025	TSVV	2026	TSVV
ERO2.0	TSVV-2	XTAPAS	TSVV-F
BIT1	TSVV-4	(JOREK-)DREAM	TSVV-C
XTOR-K	TSVV-3	CARIDDI	TSVV-B
JOREK	TSVV-7	ERO2.0	TSVV-D
SPICE2	TSVV-8	BIT1	TSVV-G
SOLPS	TSVV-10	XTOR-K	TSVV-J
Stella	TSVV-12	SPICE2	WP-PWIE
Alya	TSVV-13	SOLPS	WPTE
GENE-x	TE	Stella	WP TRED
GVEC	WP TRED (Training and Education)	Alya	(Training and Education)
CINCOMP(2025) TC (2023)	AC-HPC	CINCOMP(2025) TC (2023)	AC-HPC


JOREK

- **Matrix compression in the JOREK-CARIDDI coupling**




BIT1

- **Porting to GPU (~7x faster)**



SPICE2

- **Parallel solver based on PETSc to simulate larger domains**



ACH@BSC - Key Outcomes and Impact

- **Key HPC enabler for EUROfusion**, providing essential HPC expertise
- **Ensures scalable, exascale-ready fusion codes**, improving code performance
- **Drives innovation through GPUs and AI**
- **Maximizes performance and efficient use of HPC resources**
- **Strengthens the EUROfusion ecosystem**, through coordinated support, training, and collaboration across European HPC centers